SemiAnalysis在ECTC上讨论了芯片集成和信号完整性方面的进展，强调了优化RDL（重布线交付）技术的复杂性。Global Unichip Corporation (GUC)展示了一种用于CoWoS-R风格UCIe-A集成的实际STCO流程，该流程涉及复杂的预布局和后布局电磁仿真。讨论强调，在高数据速率下，RDL的物理几何形状对于通道性能至关重要，需要仔细调整多个层和结构以增强带宽和信号完整性。 AI
影响 强调了对高性能计算和AI硬件至关重要的芯片集成和信号完整性方面的进展。
排序理由 该集群讨论了在会议上提出的芯片集成和信号完整性方面的技术进展和挑战。
AI 生成摘要 · Google Gemini · 来自 3 个来源。 我们如何撰写摘要 →
🟠 The challenge is co-optimizing SI and PI at the same time. Line width, spacing, ground placement, via location, PDN plane shape, and routing density all move insertion loss, return loss, crosstalk, impedance peaks, and power noise. Check out our newsletter on ECTC 2026
🟠 The key point is that RDL is not just “wires and polymers.” At 16 to 36 GT/s, the geometry becomes part of the channel. GUC uses GSG-interleaved transmission lines, where ground shielding traces surround the signal lines to improve isolation and help skew compensation. The
At ECTC, GUC showed a practical STCO flow for CoWoS-R style UCIe-A integration, moving from pre-layout 2D EM exploration to post-layout 3D EM extraction, transient eye simulation, PDN impedance analysis, and final power-aware SI signoff. (1/3)🧵 https://t.co/gwRP5u4su9