SystemVerilog
PulseAugur coverage of SystemVerilog — every cluster mentioning SystemVerilog across labs, papers, and developer communities, ranked by signal.
1 day(s) with sentiment data
-
iOS 27.2 update and VGA driver development detailed
The latest iOS update, version 27.2, is set to launch next week, bringing new features and improvements to six different iPhone applications. Separately, a technical article details the process of creating a VGA driver …
-
Survey details LLM integration in hardware design verification
A new survey paper details how large language models (LLMs) are being integrated into hardware design verification processes. The paper systematically reviews LLM applications in areas such as generating verification ar…
-
AI agents design their own inference hardware with openTPU project
An open-source project called openTPU demonstrates AI's capability to design its own inference hardware. The project, detailed in a single monorepo, includes hardware design in SystemVerilog, a simulator, and host softw…
-
Verilator: SystemVerilog simulator for high-performance digital design
Verilator is a SystemVerilog simulator and lint system designed for high-performance digital design verification. It translates Verilog and SystemVerilog designs into C++ or SystemC code, offering a faster alternative t…
-
Samsung uses Anthropic's Claude to speed up chip verification
Samsung is experimenting with Anthropic's Claude LLM to accelerate chip verification, reducing test generation time from hours to minutes. While Claude can quickly draft testbenches and constraints, it introduces a high…
-
Verified floating-point types for ARCH HDL generated by LLMs
Researchers have developed and verified floating-point data types for the ARCH hardware description language, designed for generation by language models. The system ensures consistency across synthesizable SystemVerilog…
-
TinyTPU simulates systolic array in browser via WebAssembly
A developer has created TinyTPU, a functional simulation of a systolic array for matrix multiplication that runs directly in a web browser. This project uses SystemVerilog to define the hardware logic, which is then com…
-
New RuC framework generates HDL-agnostic benchmarks for LLM code completion
Researchers have developed RuC, a new framework for generating hardware description language (HDL) code completion benchmarks. This system is grammar-driven and language-agnostic, allowing for controlled evaluation of L…
-
AI research loop optimizes CPU architecture, boosting performance by 92%
An autonomous research loop, inspired by Andrej Karpathy's work, was adapted to optimize a CPU's microarchitecture. The system proposed, implemented, and evaluated hypotheses for a SystemVerilog CPU core, achieving sign…
-
Arch AI-native HDL simplifies hardware design with LLM generation
Researchers have introduced Arch, a novel AI-native hardware description language designed for micro-architecture specification and AI-assisted code generation. Arch incorporates first-class constructs for common hardwa…