PulseAugur
EN
LIVE 09:58:24
ENTITY RISC-V

RISC-V

PulseAugur coverage of RISC-V — every cluster mentioning RISC-V across labs, papers, and developer communities, ranked by signal.

Show in brief
Total · 30d
30
100 over 90d
Releases · 30d
0
0 over 90d
Papers · 30d
4
22 over 90d
TIER MIX · 90D
TOPICS
RELATIONSHIPS
SENTIMENT · 30D

17 day(s) with sentiment data

RECENT · PAGE 1/6 · 113 TOTAL
  1. COMMENTARY · CL_352739 ·

    AI Token Economy: Experts Debate Value, Costs, and Future Growth

    A recent salon in Beijing, co-organized by Lenovo Holdings and others, brought together experts from academia, industry, and investment to discuss the burgeoning "Token economy" in the AI era. Participants debated key i…

  2. TOOL · CL_351937 ·

    ChipOmni AI agent automates complex electronic design workflows

    Researchers have introduced ChipOmni, a novel AI agent framework designed to automate complex electronic design automation (EDA) workflows. This system integrates multimodal understanding, dynamic planning, and multi-ag…

  3. TOOL · CL_348219 ·

    Visinex launches VS815V RISC-V vision chip with 4K video support

    Visinex Technology has unveiled its new VS815V vision chip, designed with the RISC-V architecture. This chip boasts the capability to process input from four cameras simultaneously and supports 4K video at 30 frames per…

  4. RESEARCH · CL_343456 ·

    India targets homegrown GPU and RISC-V processors within two years

    India aims to develop its own graphics processing unit (GPU) within the next two years as part of a broader strategy to bolster its domestic semiconductor industry and reduce reliance on foreign suppliers. This initiati…

  5. TOOL · CL_342981 ·

    AI advancements drive formal verification across software and hardware

    Several companies are advancing the field of formal verification, applying it to both AI systems and the software/hardware they run on. Harmonic is using its Aristotle agent for scalable verification, while SF-Tensor is…

  6. TOOL · CL_340697 ·

    Banana Pi BPI-SM10 offers 60 TOPS RISC-V alternative to NVIDIA Jetson Orin Nano

    The Banana Pi BPI-SM10 is a new RISC-V development board that offers 60 TOPS of performance, positioning it as an alternative to NVIDIA's Jetson Orin Nano. This board is designed for embedded AI applications and aims to…

  7. TOOL · CL_338383 ·

    Alibaba's XuanTie C950 RISC-V processor wins major innovation award

    Alibaba's DAMO Academy XuanTie C950 processor has received the "China Chip" Annual Major Innovation Breakthrough Product Award. This award recognizes the XuanTie C950's significant advancements in high-performance RISC-…

  8. RESEARCH · CL_337154 ·

    AI model integrates RISC-V CPU into weights, runs Doom

    An AI engineer has successfully integrated a 32-bit RISC-V CPU directly into the weights of the Qwen 3.5-4B large language model, creating a system dubbed "Qwenputer." This experimental model can execute arithmetic oper…

  9. TOOL · CL_334040 ·

    Bolt Graphics powers on first Zeus GPU test chip

    Bolt Graphics has successfully powered on the first silicon for its Zeus GPU project, a significant milestone for the startup. This test chip, manufactured by TSMC, ran without issues and is a step towards their goal of…

  10. TOOL · CL_332931 ·

    LLM agents design RISC-V CPUs with FPGA evaluation, speeding up development

    Researchers have developed a new environment for designing RISC-V CPUs using LLM agents and FPGA-in-the-loop evaluation. This approach significantly speeds up the design and decision-making process compared to tradition…

  11. TOOL · CL_330776 ·

    llama.cpp adds OCP FP8 E4M3 quantization support

    The llama.cpp project has released version b12000, introducing support for OCP FP8 E4M3 quantization. This update includes numerous fixes and improvements related to FP8 conversion, tensor handling, and backend compatib…

  12. RESEARCH · CL_329507 ·

    Qwenputer embeds functional RISC-V CPU within Qwen 3.5 language model weights

    Researchers have developed Qwenputer, an experimental model that embeds a functional, deterministic RISC-V CPU directly within the weights of the Qwen 3.5-4B language model. This novel approach utilizes the model's own …

  13. SIGNIFICANT · CL_329902 ·

    Google unveils energy-efficient Gemini 4 Carbon; NVIDIA releases Nemotron 3.5 Transcribe

    Google has unveiled its Gemini 4 Carbon model, emphasizing improved energy efficiency and reduced carbon footprint for AI development. NVIDIA released Nemotron 3.5 Transcribe, an open-weight model for multilingual trans…

  14. TOOL · CL_329048 ·

    RISC-V CPU integrated directly into Qwen LLM weights

    A developer has integrated a 32-bit RISC-V CPU directly into the weights of the Qwen language model, enabling it to execute instructions internally. This novel approach, dubbed 'Qwenputer,' could have significant implic…

  15. TOOL · CL_325821 ·

    Modular keyboard Keybytes uses RISC-V for ultimate customization

    A developer named Nathan Alspaugh has created a highly customizable modular keyboard called Keybytes, which uses magnetic connections and individual RISC-V microcontrollers for each key. The design, inspired by Lego, al…

  16. TOOL · CL_320050 ·

    Claude AI generates 180M lines of code proof, finds hundreds of bugs

    Anthropic's Claude model, in collaboration with Theorem, has achieved a significant milestone in formal verification by generating approximately 180 million lines of machine-checked proof for 239 entry points across 123…

  17. RESEARCH · CL_316826 ·

    Anthropic uses Claude to automate formal software verification at scale

    Anthropic has demonstrated that large language models can significantly advance formal software verification, a process previously hindered by its high cost and complexity. In collaboration with Theorem, Anthropic utili…

  18. SIGNIFICANT · CL_314702 ·

    Lanxin Computing launches RISC-V supernode with integrated AI inference chip

    Lanxin Computing has introduced a new supernode powered by its 48-core LX500 chip. This RISC-V based processor integrates general computing and AI inference capabilities onto a single die, offering a performance of 75 T…

  19. TOOL · CL_312028 ·

    UltraRISC unveils RVA23-compliant UR-CP400 RISC-V core for 2027

    UltraRISC Technology has unveiled its UR-CP400, a RISC-V processor core IP that adheres to the RVA23 standard. This core features an 8-wide out-of-order execution pipeline. The company projects that the UR-CP400 will be…

  20. TOOL · CL_310190 ·

    SpacemiT launches V100 RISC-V server CPU with Kunlunxin M100 validation

    SpacemiT has launched its V100 server CPU, designed for RISC-V architecture. This new CPU is integrated into three distinct server models, including the G5201 AI server which supports up to eight double-width cards. The…