PulseAugur
EN
LIVE 14:51:50
ENTITY OpenRTLSet

OpenRTLSet

PulseAugur coverage of OpenRTLSet — every cluster mentioning OpenRTLSet across labs, papers, and developer communities, ranked by signal.

Show in brief
Total · 30d
0
1 over 90d
Releases · 30d
0
0 over 90d
Papers · 30d
0
1 over 90d
TIER MIX · 90D
TOPICS
RECENT · PAGE 1/1 · 1 TOTAL
  1. TOOL · CL_82632 ·

    Open-source dataset released for AI-driven Verilog hardware design

    Researchers have released OpenRTLSet, a large, open-source dataset containing over 131,000 Verilog code samples for hardware design. The dataset includes Verilog, VHDL, and C/C++ translations, with natural language desc…