PulseAugur
EN
LIVE 16:51:02

Samsung teases HBM5 memory with double the performance of HBM4E

Samsung has announced its next-generation High Bandwidth Memory, HBM5, which aims to double the performance and increase power efficiency by 20% compared to the current HBM4E standard. This ambitious goal may be achieved by doubling the interface width to 4,096 bits, potentially enabling AI accelerators to reach up to 96 TB/s of memory bandwidth by the end of the decade. While the exact specifications are still speculative, Samsung's announcement suggests a significant leap in memory technology for AI and high-performance computing applications. AI

IMPACT This advancement in memory technology is crucial for scaling AI accelerators, potentially enabling systems with significantly higher aggregate memory bandwidth.

RANK_REASON Samsung's announcement of next-generation HBM5 memory, detailing performance and efficiency goals.

Read on Mastodon — mastodon.social →

AI-generated summary · Google Gemini · from 2 sources. How we write summaries →

Samsung teases HBM5 memory with double the performance of HBM4E

How we ranked this

Signal score
0 / 100
Composite score across the factors below. Higher = stronger signal that this story matters right now.
Newsworthiness bucket
Significant
Samsung's announcement of next-generation HBM5 memory, detailing performance and efficiency goals.
Source corroboration
2 independent sources
Multiple independent publishers reporting the same story raises confidence that it's real and newsworthy.
Topics
infra, product
Editorial topic classification. Feeds into how the story surfaces on /topic/<slug> hub pages and into the per-entity coverage mix.
AI-industry relevance
High
Clearly on-topic for AI-industry coverage.
Story freshness
53 days old
Aged out of breaking-news scoring windows; ranking reflects the durable signal from the full source set.

Full methodology in our editorial standards.

COVERAGE [2]

  1. Tom's Hardware TIER_1 English(EN) · Anton Shilov ·

    Samsung teases new HBM5 with twice the performance of HBM4E —ambitious data transfer rates could hint at 4,096-bit interface

    Samsung expects HBM5 to deliver 4 TB/s of bandwidth per stack by late 2020s, which will enable AI accelerators with aggregated memory bandwidth of around 100 TB/s.

  2. Mastodon — mastodon.social TIER_1 English(EN) · [email protected] ·

    Samsung teases new HBM5 with twice the performance of HBM4E —ambitious data transfer rates could hint at 4,096-bit interface Samsung expects HBM5 to deliver 4 T

    Samsung teases new HBM5 with twice the performance of HBM4E —ambitious data transfer rates could hint at 4,096-bit interface Samsung expects HBM5 to deliver 4 TB/s of bandwidth per stack by late 2020s, which will enable AI accelerators with aggregated memory bandwidth of around 1…