PulseAugur
EN
LIVE 17:32:28
ENTITY JEDEC

JEDEC

PulseAugur coverage of JEDEC — every cluster mentioning JEDEC across labs, papers, and developer communities, ranked by signal.

Show in brief
Total · 30d
13
13 over 90d
Releases · 30d
0
0 over 90d
Papers · 30d
0
0 over 90d
TIER MIX · 90D
TOPICS
RELATIONSHIPS
TIMELINE
  1. 2026-07-08 research_milestone JEDEC released the new SPHBM4 standard to lower the cost of AI memory. source
RECENT · PAGE 1/1 · 14 TOTAL
  1. SIGNIFICANT · CL_232444 ·

    Hybrid Bonding for HBM Delayed to Decade's End, Logic Adoption Advances

    Hybrid bonding, a copper-to-copper chip joining technique, is in high-volume production for logic chips but its adoption for High Bandwidth Memory (HBM) has been delayed. A recent JEDEC decision allows HBM4 to continue …

  2. SIGNIFICANT · CL_232445 ·

    Samsung teases HBM5 memory with double the performance of HBM4E

    Samsung has announced its next-generation High Bandwidth Memory, HBM5, which aims to double the performance and increase power efficiency by 20% compared to the current HBM4E standard. This ambitious goal may be achieve…

  3. SIGNIFICANT · CL_227879 ·

    China's CXMT begins HBM3E production, aiming to close AI memory gap · 2 sources tracked

    China's leading memory manufacturer, ChangXin Memory Technologies (CXMT), has begun risk production of HBM3E chips, a critical component for advanced AI processors. While currently a generation behind industry leaders, …

  4. RESEARCH · CL_226002 ·

    China's CXMT sues Pentagon over military company blacklisting

    China's top DRAM manufacturer, CXMT, has filed a lawsuit against the U.S. Department of Defense, challenging its designation as a Chinese military company. CXMT argues that its chips adhere to standard civilian JEDEC sp…

  5. RESEARCH · CL_218709 ·

    Samsung integrates logic into LPDDR5X memory for faster AI inference

    Samsung has developed LPDDR5X-PIM, a new memory technology that integrates logic units directly into the memory chips. This Processing-in-Memory (PIM) approach aims to reduce the cost and power consumption associated wi…

  6. SIGNIFICANT · CL_217176 ·

    AI hardware advances: Cerebras stacks DRAM, HBM faces growing costs

    At Hot Chips 2026, leading memory and chip manufacturers discussed the future of AI hardware, focusing on advancements in wafer-scale processing and High Bandwidth Memory (HBM). Cerebras unveiled its roadmap for stacked…

  7. RESEARCH · CL_216590 ·

    AI servers adopt mobile memory, driving up costs and straining supply

    AI servers are increasingly incorporating LPDDR5X memory, traditionally used in mobile devices, due to rising CPU core counts and escalating data demands in AI and supercomputing workloads. This shift is driven by LPDDR…

  8. TOOL · CL_181241 ·

    MCP, eMMC, and eMCP: Understanding Integrated Memory Technologies

    This article delves into the distinctions between Multi-Chip Package (MCP), embedded MultiMediaCard (eMMC), and embedded Multi-Chip Package (eMCP) technologies. MCP is a packaging method that integrates multiple chips l…

  9. RESEARCH · CL_132410 ·

    JEDEC's SPHBM4 Standard Slashes AI Memory Costs

    JEDEC has introduced a new standard, SPHBM4, designed to reduce the cost of High Bandwidth Memory (HBM) used in AI processors. This standard utilizes a narrower 512-bit interface and allows for the use of less expensive…

  10. SIGNIFICANT · CL_124047 ·

    New SPHBM4 standard aims to democratize HBM for AI chips

    JEDEC has announced a new standard, SPHBM4 (JESD330-4), designed to democratize High Bandwidth Memory (HBM) by enabling its use in standard packaging. This new standard allows for HBM assembly outside of specialized, su…

  11. RESEARCH · CL_109406 ·

    SNIA launches MRAM SIG to standardize interfaces and boost adoption

    The Storage Networking Industry Association (SNIA) has launched a Magnetoresistive Random-Access Memory (MRAM) Special Interest Group (SIG) to foster MRAM adoption. This group aims to standardize MRAM technologies and d…

  12. RESEARCH · CL_92013 ·

    JEDEC develops LPDDR6 for AI's growing on-device demands

    JEDEC is developing LPDDR6 memory to meet the increasing demands of on-device AI applications. This new memory standard aims to provide higher bandwidth and lower power consumption, crucial for accelerating AI tasks dir…

  13. SIGNIFICANT · CL_63493 ·

    AMD launches EXPO Ultra Low Latency DDR5 memory

    AMD has introduced EXPO Ultra Low Latency (ULL) for DDR5 memory, aiming to enhance performance by optimizing sub-timings. The company claims this new feature will offer a 4% average performance uplift over standard EXPO…

  14. RESEARCH · CL_19066 ·

    Memory giants push new MRDIMM standard for AI, HPC servers

    Major memory manufacturers Samsung Electronics, SK Hynix, and Micron are nearing completion of the next-generation server DRAM module standard, MRDIMM. This new standard is optimized for AI and high-performance computin…