PulseAugur
EN
LIVE 07:48:38

JEDEC's SPHBM4 Standard Slashes AI Memory Costs

By PulseAugur Editorial · [2 sources] ·

JEDEC has introduced a new standard, SPHBM4, designed to reduce the cost of High Bandwidth Memory (HBM) used in AI processors. This standard utilizes a narrower 512-bit interface and allows for the use of less expensive organic substrates, eliminating the need for costly interposers and advanced packaging like TSMC's CoWoS. While maintaining HBM4-class bandwidth through higher data transfer rates, SPHBM4 aims to make high-performance memory more accessible for AI applications. AI

IMPACT This new standard could make high-performance memory more affordable for AI applications by reducing manufacturing costs.

RANK_REASON Release of a new industry standard for memory technology.

Read on Mastodon — fosstodon.org →

AI-generated summary · Google Gemini · from 2 sources. How we write summaries →

JEDEC's SPHBM4 Standard Slashes AI Memory Costs

COVERAGE [2]

  1. Tom's Hardware TIER_1 English(EN) · Anton Shilov ·

    JEDEC releases new SPHBM4 standard to slash AI memory costs — Narrow 512-bit interface enables dropping expensive interposers for organic substrates

    SPHBM4 promises HBM4-class bandwidth without usage of silicon interposer and CoWoS-like packaging.

  2. Mastodon — fosstodon.org TIER_1 English(EN) · [email protected] ·

    JEDEC releases new SPHBM4 standard to slash AI memory costs — Narrow 512-bit interface enables dropping expensive interposers for organic substrates SPHBM4 prom

    JEDEC releases new SPHBM4 standard to slash AI memory costs — Narrow 512-bit interface enables dropping expensive interposers for organic substrates SPHBM4 promises HBM4-class bandwidth without usage of silicon interposer and CoWoS-like packaging. https://www. tomshardware.com/pc…

    LINKS tomshardware.com/…/jedec-releases-new-sph… tomshardware.com/pc-components

RELATED ENTITIES

RELATED TOPICS