Researchers have developed HAVEN, a novel system designed to improve the generation of Universal Verification Methodology (UVM) testbenches using Large Language Models (LLMs). HAVEN addresses the challenge of LLMs producing incorrect Hardware Description Language (HDL) code by employing a hybrid approach that avoids direct HDL generation. Instead, it uses LLM agents to create architectural plans and a template engine with a specialized Domain-Specific Language (DSL) to construct UVM components and sequences. AI
影响 Enhances LLM capabilities for hardware verification, potentially reducing IC development cycles.
排序理由 Academic paper detailing a new system for LLM-assisted testbench generation.
AI 生成摘要 · Google Gemini · 来自 2 个来源。 我们如何撰写摘要 →
