Verilator
PulseAugur coverage of Verilator — every cluster mentioning Verilator across labs, papers, and developer communities, ranked by signal.
1 day(s) with sentiment data
-
New benchmark CLOSER-Bench evaluates AI agents in hardware design closure
Researchers have introduced CLOSER-Bench, a new evaluation protocol designed to assess the capabilities of AI agents in hardware engineering tasks. This benchmark focuses on budgeted cross-stage design closure, integrat…
-
AI research loop optimizes CPU architecture, boosting performance by 92%
An autonomous research loop, inspired by Andrej Karpathy's work, was adapted to optimize a CPU's microarchitecture. The system proposed, implemented, and evaluated hypotheses for a SystemVerilog CPU core, achieving sign…
-
Arch AI-native HDL simplifies hardware design with LLM generation
Researchers have introduced Arch, a novel AI-native hardware description language designed for micro-architecture specification and AI-assisted code generation. Arch incorporates first-class constructs for common hardwa…