TSMC's senior vice president Kevin Zhang stated that panel-level packaging technologies will not replace their current wafer-level packaging solutions like CoWoS for advanced AI processors in the near future. While panel packaging offers the potential for significantly larger chip packages, wafer-level technologies like CoWoS provide superior interconnection densities and leverage more advanced manufacturing tools. TSMC sees room for further scaling with CoWoS, capable of integrating up to 58 large dies, and views panel-based packaging as a complementary option rather than a direct replacement. AI
IMPACT Confirms that current advanced packaging technologies like CoWoS will remain critical for large AI processors, influencing near-term hardware development.
RANK_REASON This is a commentary on existing technology roadmaps from a company executive, not a new release or research.
AI-generated summary · Google Gemini · from 1 sources. How we write summaries →
