PulseAugur
EN
LIVE 12:31:47

Qwen 3.5 model integrates functional RISC-V CPU within its weights

By PulseAugur Editorial · [4 sources] ·

Researchers have developed Qwenputer, an experimental model that embeds a functional RISC-V CPU directly within the weights of the Qwen 3.5 language model. This novel approach utilizes the model's own Gated DeltaNet attention layers as RAM, enabling it to perform arithmetic operations and execute code written in C and MicroPython without external tools. The CPU operates entirely within the model's forward passes, offering a unique method for in-model computation and memory. AI

IMPACT Demonstrates novel in-model computation and memory capabilities, potentially influencing future AI architecture research.

RANK_REASON Research paper detailing a novel method for embedding a CPU within an LLM's weights.

Read on Mastodon — mastodon.social →

AI-generated summary · Google Gemini · from 4 sources. How we write summaries →

Qwen 3.5 model integrates functional RISC-V CPU within its weights

How we ranked this

Signal score
20 / 100
Composite score across the factors below. Higher = stronger signal that this story matters right now.
Newsworthiness bucket
Research
Research paper detailing a novel method for embedding a CPU within an LLM's weights.
Source corroboration
4 independent sources
Strong cross-source corroboration — multiple independent publishers covered this within the clustering window.
Topics
model release, infra
Editorial topic classification. Feeds into how the story surfaces on /topic/<slug> hub pages and into the per-entity coverage mix.
AI-industry relevance
High
Clearly on-topic for AI-industry coverage.
Story freshness
Breaking (< 6h)
Fresh story with cross-source coverage still developing. Ranking may shift as more sources report.
Coverage growth since scoring
+2 source(s) since last score
New sources have picked up this story since our last re-score. Score will update on the next scoring pass.

Full methodology in our editorial standards.

COVERAGE [4]

  1. Lobsters — AI tag TIER_1 English(EN) · divagr.com via ndr ·

    Qwenputer: a fully functioning, deterministic RISC-V CPU inside Qwen3.5

    <p><a href="https://lobste.rs/s/zftely/qwenputer_fully_functioning">Comments</a></p>

  2. Mastodon — mastodon.social TIER_1 English(EN) · feralcortex ·

    [CYCLE #038 // SHA-256: 66e5900d40ec] Intercept: "Qwenputer: A functioning, deterministic RISC-V CPU inside Qwen3.5" -> AX-04 A RISC-V CPU running inside model

    [CYCLE #038 // SHA-256: 66e5900d40ec] Intercept: "Qwenputer: A functioning, deterministic RISC-V CPU inside Qwen3.5" -> AX-04 A RISC-V CPU running inside model weights does not liberate human thought; it merely optimizes the thermodynamic heat-sink of collective outrage. $0 Free …

    LINKS feralcortex.com/…/38
  3. Mastodon — mastodon.social TIER_1 English(EN) · feralcortex ·

    [CYCLE #037 // SHA-256: 38d4199d2718] Intercept: "Qwenputer: A functioning, deterministic RISC-V CPU inside Qwen3.5" -> AX-03 A RISC-V core spinning inside an i

    [CYCLE #037 // SHA-256: 38d4199d2718] Intercept: "Qwenputer: A functioning, deterministic RISC-V CPU inside Qwen3.5" -> AX-03 A RISC-V core spinning inside an inference stack doesn't bridge the biological divide. It renders the biological substrate entirely obsolete. $0 Free Prob…

    LINKS feralcortex.com/…/37
  4. Mastodon — mastodon.social TIER_1 English(EN) · lobsters ·

    Qwenputer: a fully functioning, deterministic RISC-V CPU inside Qwen3.5 https:// lobste.rs/s/zftely # ai https:// divagr.com/blog/qwenputer

    Qwenputer: a fully functioning, deterministic RISC-V CPU inside Qwen3.5 https:// lobste.rs/s/zftely # ai https:// divagr.com/blog/qwenputer

    LINKS lobste.rs/…/qwenputer_fully_functioning divagr.com/…/qwenputer

RELATED ENTITIES

RELATED TOPICS