VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout Verification
Researchers have developed VeriHGN, a new framework for predicting congestion in chip layout verification. This approach uses an enhanced heterogeneous graph to unify circuit components and spatial grids, allowing for a more accurate modeling of the interplay between logical design and physical implementation. Experiments on industrial benchmarks show VeriHGN outperforms or matches state-of-the-art methods in prediction accuracy. AI
IMPACT This method could accelerate chip design by enabling earlier and more accurate prediction of layout congestion.