Vitis HLS
PulseAugur coverage of Vitis HLS — every cluster mentioning Vitis HLS across labs, papers, and developer communities, ranked by signal.
2 day(s) with sentiment data
-
New toolchain enables ML model development on AWS cloud FPGAs
Researchers have developed a new toolchain to facilitate the development of machine learning models on AWS cloud FPGA infrastructure using high-level languages. This system bridges Vitis HLS to the AFI workflow, address…
-
New dual IDS architecture enhances in-vehicle network security
Researchers have developed a dual intrusion detection system (IDS) architecture for in-vehicle networks, aiming to balance high detection accuracy with low latency and energy efficiency. The system comprises a quantised…
-
SkyEgg framework optimizes FPGA hardware synthesis with algebraic rules
Researchers have developed SkyEgg, a new hardware synthesis framework designed to better exploit the heterogeneity of modern field-programmable gate arrays (FPGAs). Unlike previous frameworks that treated resources sequ…
-
New AI framework HLS-Seek optimizes hardware design generation
Researchers have developed HLS-Seek, a novel framework for generating hardware designs from C/C++ code that prioritizes Quality of Results (QoR) such as latency and resource utilization. This system utilizes reinforceme…