ENTITY TimingLLM

TimingLLM

PulseAugur coverage of TimingLLM — every cluster mentioning TimingLLM across labs, papers, and developer communities, ranked by signal.

Total · 30d

1

1 over 90d

Releases · 30d

0

0 over 90d

Papers · 30d

1

1 over 90d

TIER MIX · 90D

RECENT · PAGE 1/1 · 1 TOTAL

RESEARCH · CL_06830 · Apr 28 · 04:00

TimingLLM predicts post-synthesis timing from Verilog with high accuracy

Researchers have developed TimingLLM, a novel two-stage framework designed to predict post-synthesis timing in Verilog code without requiring synthesis tools. The first stage employs a fine-tuned LLM to generate structu…