PulseAugur
EN
LIVE 22:56:00
ENTITY Hardware-in-the-loop simulation

Hardware-in-the-loop simulation

PulseAugur coverage of Hardware-in-the-loop simulation — every cluster mentioning Hardware-in-the-loop simulation across labs, papers, and developer communities, ranked by signal.

Show in brief
Total · 30d
3
3 over 90d
Releases · 30d
0
0 over 90d
Papers · 30d
3
3 over 90d
TIER MIX · 90D
TOPICS
SENTIMENT · 30D

1 day(s) with sentiment data

RECENT · PAGE 1/1 · 3 TOTAL
  1. RESEARCH · CL_315878 ·

    LLM-Assisted Framework Automates Testing for Autonomous Driving Systems

    Researchers have developed FaultGene, a new framework that uses large language models (LLMs) to automate the creation of fault-augmented test cases for validating autonomous driving systems. This approach addresses the …

  2. RESEARCH · CL_312834 ·

    AI advances in automotive software and vehicle dynamics research

    Two recent arXiv papers explore advanced AI applications in distinct fields. The first paper details an AI-driven toolchain that uses large language models and model-driven engineering to automate automotive software de…

  3. RESEARCH · CL_141186 ·

    HiFi-LLP predictor accelerates HW-NAS with confidence metrics · 2 sources tracked

    Researchers have developed HiFi-LLP, a novel latency predictor designed to accelerate hardware-aware neural architecture search (HW-NAS) for deep neural networks on edge devices. This predictor utilizes graph attention …