electronic design automation
PulseAugur coverage of electronic design automation — every cluster mentioning electronic design automation across labs, papers, and developer communities, ranked by signal.
2 day(s) with sentiment data
-
New ECAD framework expands object detection beyond discrete instances
Researchers have introduced Expanded Class-Agnostic Detection (ECAD), a new framework designed to go beyond traditional object detection by identifying category-agnostic visual candidates that are not limited to discret…
-
LLMs integrated into hardware design and on-device applications
Researchers are exploring the integration of Large Language Models (LLMs) into hardware design and on-device applications. One paper discusses securing chiplet systems and LLM-driven Electronic Design Automation (EDA) f…
-
Paper explores LLMs for front-end chip design automation
A new arXiv paper explores the integration of Large Language Models (LLMs) into Electronic Design Automation (EDA) for front-end chip design. The paper highlights how LLMs can assist in tasks like hardware description l…
-
AI tool SINA automates circuit schematic to netlist conversion with 96.67% accuracy
Researchers have developed SINA, an open-source tool that uses artificial intelligence to convert circuit schematic images into machine-readable netlists. This system integrates deep learning for component detection, OC…
-
New framework proposed for LLM agents in electronic design automation
A new survey paper published on arXiv introduces the concept of "handoff validity" as a framework for understanding how Large Language Model (LLM)-based agents interact with Electronic Design Automation (EDA) tools. The…
-
AnalogFed framework uses federated AI for privacy-preserving circuit design
Researchers have developed AnalogFed, a novel framework that combines federated learning and generative AI to enable privacy-preserving discovery of analog circuit topologies. This approach addresses the challenge of us…
-
New AI method slashes signal integrity design time by orders of magnitude
Researchers have developed a new method called Amortized Neural Optimization (ANO) to speed up the design space exploration for signal integrity in electronic circuits. This approach uses differentiable neural networks …
-
Research paper examines LLMs' dual role in hardware design security
A new research paper explores the integration of Large Language Models (LLMs) into hardware design and security. The paper details how LLMs can automate tasks like generating code and testbenches, but also introduces si…
-
Alpha-RTL uses test-time training to optimize LLM-generated hardware designs
Researchers have developed Alpha-RTL, a novel framework for optimizing hardware designs using large language models (LLMs). This system employs test-time training, allowing the LLM policy to adapt to specific hardware d…
-
Paper examines LLMs' dual role in hardware design, citing security risks
A new paper explores the dual nature of Large Language Models (LLMs) in hardware design, highlighting both their potential to revolutionize the semiconductor industry and the significant security risks they introduce. T…
-
CircuitFormer model translates natural language prompts into analog circuit designs
Researchers have developed CircuitFormer, a new language model specifically designed for analog circuit topology design from natural language prompts. This model addresses limitations in existing LLMs by introducing a n…