2.14 TS/s

New chaotic chip architecture enables massively parallel reinforcement learning

Researchers have developed a novel hardware architecture for reinforcement learning that utilizes asynchronous Boolean networks on a clockless, reconfigurable chip. This design generates parallel streams of chaotic Bool…