PulseAugur
EN
LIVE 04:30:03
中文(ZH) 科学家开发出芯片堆叠新工艺

New chip stacking tech promises 4x HBM density, easing AI storage woes

Scientists have developed a novel chip stacking technique capable of stably layering over ten ultra-thin semiconductor chips. This advancement achieves an integration density approximately four times that of commercial High Bandwidth Memory (HBM), potentially alleviating storage bottlenecks in artificial intelligence applications. The research, detailed in the journal 'Engineering Achievements,' also includes a separate development by a Finnish research team of the world's first superconducting circuit-based quantum heat engine, marking a significant step in experimental quantum thermodynamics. AI

IMPACT This chip stacking innovation could significantly boost AI performance by overcoming current storage limitations.

RANK_REASON The cluster reports on scientific research and development in chip stacking technology and quantum heat engines, including publication in academic journals. [lever_c_demoted from research: ic=1 ai=1.0]

Read on 36氪 (36Kr) →

AI-generated summary · Google Gemini · from 1 sources. How we write summaries →

New chip stacking tech promises 4x HBM density, easing AI storage woes

COVERAGE [1]

  1. 36氪 (36Kr) TIER_1 中文(ZH) ·

    Scientists Develop New Chip Stacking Process

    韩国工业技术研究所和浦项科技大学科学家开发出一项新工艺,能稳定堆叠10余片超薄半导体芯片,由此实现了约4倍于商用高带宽存储器(HBM)的集成密度。这一突破有望缓解人工智能(AI)面临的存储瓶颈。相关论文发表于新一期《工程成果》杂志。(科技日报)