PulseAugur
EN
LIVE 18:22:08

TSMC advances 3D chip stacking roadmap with finer pitches for future CPUs

By PulseAugur Editorial · [1 sources] ·

TSMC has revealed its roadmap for System-on-Integrated-Chips (SoIC) 3D stacking technology, aiming to reduce pitch sizes from 6 microns to 4.5 microns by 2029. This advancement will enable face-to-face chiplet stacking, a technology that Fujitsu's upcoming Monaka CPU is expected to leverage. The roadmap indicates TSMC's commitment to pushing the boundaries of semiconductor integration for future high-performance computing. AI

IMPACT Advances in chiplet stacking and pitch reduction by TSMC could enable more powerful and efficient AI hardware.

RANK_REASON TSMC's roadmap for advanced 3D stacking technology represents a significant development in semiconductor manufacturing.

Read on Mastodon — mastodon.social →

AI-generated summary · Google Gemini · from 1 sources. How we write summaries →

TSMC advances 3D chip stacking roadmap with finer pitches for future CPUs

How we ranked this

Signal score
0 / 100
Composite score across the factors below. Higher = stronger signal that this story matters right now.
Newsworthiness bucket
Significant
TSMC's roadmap for advanced 3D stacking technology represents a significant development in semiconductor manufacturing.
Source corroboration
Single-source cluster
Only one publisher covered this so far. Single-source stories can still rank when the publisher is high-authority, but they lack cross-source corroboration.
Topics
infra
Editorial topic classification. Feeds into how the story surfaces on /topic/<slug> hub pages and into the per-entity coverage mix.
AI-industry relevance
High
Clearly on-topic for AI-industry coverage.
Story freshness
149 days old
Aged out of breaking-news scoring windows; ranking reflects the durable signal from the full source set.

Full methodology in our editorial standards.

COVERAGE [1]

  1. Mastodon — mastodon.social TIER_1 English(EN) · [email protected] ·

    TSMC SoIC 3D stacking roadmap outlines path from 6-micron pitches today to 4.5-micron in 2029 — Fujitsu's Monaka CPU to benefit from face-to-face chiplet stacki

    TSMC SoIC 3D stacking roadmap outlines path from 6-micron pitches today to 4.5-micron in 2029 — Fujitsu's Monaka CPU to benefit from face-to-face chiplet stacking TSMC adds support for face-to-face stacking, 6.5 µm and 4.5 µm pitches for the next generation of SoIC 3D stacking. h…

    LINKS tomshardware.com/tech-industry

RELATED ENTITIES

RELATED TOPICS